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SUMMARY 
DC measurements and transmission line method measurements have been carried out on field oxide 
NMOSTs made in a 0.8 pm CMOS process. Analysis shows that DC measurements can be applied 
for fast ESD related feedback to submicron process development. 
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INTRODUCTION 
In process development and in production, there is 
a need for simple and fast evaluation of electro- 
static discharge (ESD) behaviour. Automated DC 
measurements on the wafer would present the fast- 
est alternative provided that there is a clear 
correlation between DC measurements and ESD 
behaviour. To assess such H correlation, DC 
measurements and transmission line method (TLM) 
measurements were carried out on field oxide 
NMOSTs made in a 0.8 pm process technology. 
The DC and TLM have been compared using the 
rectangular box approximation for the thermal 
behaviour. * 
In this paper, the experimental set-up and results 
will be presented first. Then, differences and simi- 
larities between the two types of measurements will 
be discussed. The methods will be compared using 
thermal behaviour modelling. Finally, the main 
parameters for ESD process monitoring will be pre- 
sented. 
EXPERIMENTAL SET-UP 
Characterization of ESD structures is well achieved 
with a transmission line pulse generator. The gener- 
ator produces constant current pulses with 1 ns rise- 
time and pulse width dependent on the transmission 
line length. The high current stress pulse width was 
100 ns, which is considered closest to that of human 
body model ESD stress.2* During a pulse, the volt- 
age and current across a test structure are measured 
with a fast oscilloscope (the HP54111D digital stor- 
age oscilloscope). From these data the I-V charac- 
teristics of the structures can bc obtained. 
The devices were subjected to quasi-static DC 
current sweep using an HP4142B source monitor 
unit. A typical sweep in this investigation had a 
time interval of 0.1 s per step and a total duration 
of 10 s using a logarithmic incremental current 
sweep from 1 nA to 500 mA. Photon emission 
microscopy was employed on several devices to ver- 
ify the current paths.4 The devices comprised field 
oxide NMOSTs with different gate configurations: 
with an aluminium gate (FO+Al), without a gate 
(FO) or with a polysilicon gate (FO+PS). Device 
layout-related parameters such as width ( W), length 
( L )  and the contact to LOCOS spacing ( R , )  were 
varied (Figure 1). 
Width was varied between 50 and 350 pm, length 
between 0.8 and 6 pm, the contact to LOCOS spac- 
ing was 2.5 to 12 pm. Also, rotated structures were 
available (+45", -45"). The values for the collector- 
base breakdown voltage and current ( Vtl, &,), the 
holding voltage and current (V,, Zh), and the second 
breakdown voltage and current ( Vt2, Zt2) were deter- 
Figure 1. Device layout of the field oxide NMOST, showing the 
layout parameters W, L,  R, 
0748-8017/93/040309-05$07.50 
0 1993 by John Wiley & Sons, Ltd. 
Received 8 October 1992 








J .  M.  LUCHIES, F. KUPER AND J .  VERWEIJ 







15 Vd (Volts) -









l o  F 
0 LA., , L ,  , . , 
0 5 10 15 
Rc [Pml 
Figure 4. Effect of R, on the second breakdown voltage 
mined (Figure 2). Furthermore, the avalanching 
current, V,,, and the differential resistance in the 
snapback region, Rsb, were measured. 
transistor length, when the exponent n in the Miller 
formula equals 8. 
The effect of introduction of additional series 
resistance, through increased R,  , on the second 
breakdown voltage is shown in Figure 4. As 
expected, a simple linear relation between R, and 
V,, is found. For high values of R,, the shunted 
voltage becomes high. When the device is used as 
a protection for an input gate, care should be taken 
with increasing R,. 
Homogeneous current injection after snapback is 
decisive for high second breakdown currents. The 
collector-base breakdown current Ztl can therefore 
already provide early information on the perform- 
ance to be expected at high current levels. Devi- 
ations from normal values can give an indication of 
inhomogeneous current flow. Up to 175 pm, the 
collector-base breakdown current is linearly scaling 
with device width. For 350 pm devices deviations 
from expected values of Ztl, obtained by extrapo- 
lating the width dependency, were observed (Figure 
5 ) .  This already gave an indication of an orientation 
EXPERIMENTAL RESULTS 
In this section, the results of the experiments will 
be presented. The holding voltage and the effect of 
the differential resistance in the wapback region on 
the second breakdown voltage are treated first. 
Then the effect of width, contact to LOCOS spacing 
and length are discussed. 
The holding voltage and the differential resistance 
in the snapback region together determine the volt- 
age shunting capabilities of the device. The holding 
voltages and the differential resistance in the snap- 
back region were determined through TLM and DC 
measurements, where the difference between the 
two measurement methods was less than 5 per cent. 
The dependency of the holding voltage on the 
device length is depicted in Figure 3. The holding 
voltage is scaling with transistor length following a 
simple lateral n-p-n transistor snapback model. The 
reason for this dependence can he derived from the 
expression for the holding ~ o l t a p e . ~  To a first-order 
approximation, the holding voltage scales with the 
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dependency. Measurements on rotated structures 
confirmed this observation. 
The effect of device width on the second break- 
down current, It2, was measured both with TLM 
and DC, and is depicted in Figure 6. The threshold 
for second breakdown is linearly scaling with device 
width up to 175 pm. The 350 pm device is a fingered 
structure (2 X 175 pm). A photon emission study 
showed that only one transistor was conducting after 
snapback. This can be attributed to the fact that 
the lateral doping profiles of the two transistors 
differ considerably due to a tilted implantation. This 
difference affects the collector-base breakdown 
voltage and current. Therefore, only one transistor 
will go into snapback. 
The contact to LOCOS spacing is often used as 
a spreading resistance, which will delay the advent 
of hot-spot formation at the drain junction. The 
effect of contact to LOCOS spacing (R,) on the 
second breakdown current is depicted in Figure 7. 
The trend in both TLM and DC measurements was 
found to be the same. When R, becomes more than 
7 pm the second breakdown current saturates as 
a result of a change in failure mechanisms: from 
aluminium melting to silicon melting.6 For DC 
measurements, the field oxide transistors with poly- 
silicon gates exhibit a larger spread in Ztz values. 
This was probably due to non-uniform current flow. 
Scaling of the device length is known to have no 
effect on the second breakdown current. Figure 8 
shows the results of TLM and DC measurements. 
The TLM indeed do not reveal any dependency 
on length, whereas the DC measurements indicate 
length dependency. For larger gate lengths lower 
second breakdown currents are observed. Here, the 
DC measurement seems to fail in predicting the 
high current behaviour. 
DISCUSSION: COMPARISON BETWEEN DC 
CURRENT AND CURRENT PULSE 
During ESD events, second breakdown is the main 
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Figure 8. The length dependency of the second breakdown current measured with DC and TLM 
sistors at the drain junction. Amerasekera et al. 
derived an expression for the ratio between the 
powers required to cause second breakdown under 
DC conditions (PDc) and under pulsed conditions 
(PTLM).’ The heat dissipated in the drain junction 
is modelled within a rectangular box. Comparing 
the expressions derived for pulsed stress and for 
constant current stress, and assuming that the vol- 
ume in which the heat is dissipated is the same, the 
ratio ( P T L M / P D C )  is given by 
(1) 
PTLM - ln(a/b) + 2 - ~ / 2 b  
In( t / tb) + 2 I- c/b [ pDC 
where a ,  b and c are the width, length, and diffusion 
depth of the rectangular box in which the dissipation 
is taking place. The diffusion time, t b ,  to reach 
thermal equilibrium in the lateral direction is given 
by tb = b2/47rD, where D is the thermal diffusivity. 
The values of a ,  b ,  c and tb can be derived from 
the TLM. When the current is scaling with the 
device width, the current is assumed to be injected 
throughout the whole device width, and therefore 
the value of a is the actual device width. That leaves 
only b and c to be determined. 
The values for b and c were determined using a 
power-to-failure versus time-to-failure curve. For an 
average time to failure, t ,  of 50 ns, with reasonable 
values for the length and depth of the rectangular 
box, equation (1) gave P T L M I P D C  = 4. Which was 
comparable with the experimentally determined 
value P T L M / P D C  of 6-2 that had a spread of 0.7 for 
20 measurements. 
Other parameters suitable for monitoring ESD 
behaviour by means of DC measurements are the 
holding voltage V,  and the differential resistance in 
the snapback region. They can be applied to esti- 
mate the voltage drop at the drain, which is an 
important value for the determination of the protec- 
tive device properties for gate oxides in input cir- 
cuits. Since they can be determined with reasonable 
accuracy with DC measurements, both can easily 
be used in automated measurements. 
The DC measurements can effectively be applied 
to predict high current stress behaviour, when width 
or contact to LOCOS spacing are varied. The DC 
measurements, however, fail to predict the high 
current behaviour for longer device lengths, which 
was not observed by Amerasekera et al. This is 
believed to be the result of the region in which the 
heat is dissipated not being the same for different 
lengths when compared to the transistor length. For 
larger transistor lengths, Joule heating in the chan- 
nel becomes more important. An extension of the 
model to include heating of adjacent areas seems 
appropriate. This will remain a subject for further 
research. 
CONCLUSIONS 
The correlation between high current ESD behav- 
iour and low current quasi-static measurements 
shows that DC measurements can be applied to 
derive the ESD high current behaviour for this 
0.8 p,m process. Using the process specific ratio 
( PTLMIPDC), one can determine the high current 
ESD behaviour. Moreover, the outcome of the cor- 
relation study opens up the way for fast feedback 
procedures in process development. The ratio 
( PTLM/ PDc) was determined for different devices, 
and appears to be well in accordance with the value 
obtained from thermal heat equation. The main 
parameters for correlation of TLM and DC 
measurements have been identified. 
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